Interactive 360° PBR Model Showcase• Orbit Pan/Zoom/Rotate • Exploded View
Energy Saving // PBR m0.87
Energy Saving
Subsystem Badges
Smart Street Light
[ PBR 360° // Drag to inspect • Click Spotlight to toggle beam ]
AXES:+X+Y+ZSPOTLIGHT: OFFFPS: 60PBR: m0.87/r0.25
// PROJECT INITIATION & FIELD OBJECTIVE
The Engineering Challenge & Deployed Solution
01. The Problem Statement
Traditional street lights burn at 100% brightness all night regardless of human presence, wasting 60–70% of energy consumption.
02. The Engineered Solution
PIR sensor triggers full brightness (100% PWM) for 60 seconds; LDR ensures the system only activates after sunset (ambient light < threshold). TRIAC dimmer driven by zero-crossing detection provides smooth 0–100% brightness control. ACS712 current sensor measures RMS current; ESP8266 computes watt-hours and reports every 15 minutes to a Node-RED energy dashboard.
// MODULAR SUBSYSTEM BREAKDOWN
Silicon, Firmware & Telemetry Architecture
SUBSYSTEM #01
PIR + LDR Dual Trigger
PIR HC-SR501 triggers 100% brightness; LDR BL photoresistor gates operation to nighttime only.
BUS: SPI / I2C / UARTACTIVE
SUBSYSTEM #02
TRIAC PWM Dimmer
BT136 TRIAC + MOC3021 opto-TRIAC; zero-crossing detection for phase-angle dimming.
BUS: SPI / I2C / UARTACTIVE
SUBSYSTEM #03
ACS712 Energy Monitoring
20A Hall-effect current sensor; RMS calculation; cumulative kWh counter in EEPROM.
BUS: SPI / I2C / UARTACTIVE
SUBSYSTEM #04
ESP8266 Cloud Dashboard
MQTT to Node-RED; energy usage charts; monthly savings report versus always-on baseline.
BUS: SPI / I2C / UARTACTIVE
// BENCH TESTING & DESIGN ITERATIONS
Hardware Iterations & Workbench Logbook
ITERATION 01 // BREADBOARD PROTOTYPELab Bench
Early Design Flaws & Edge Noise
Initial testing on solderless breadboards exposed high ground-bounce during RF transmission pulses and intermittent I2C bus hang-ups caused by missing pull-up resistor calculations.
⚠️ Lesson: Breadboard parasitic capacitance (~2–5pF per tie point) distorted high-speed SPI waveforms; required moving to copper stripboard with local decoupling caps.
ITERATION 02 // HARDENED SYSTEMField Validated
Firmware DMA Buffers & Hardware Filtering
Replaced polling loops with interrupt-driven DMA circular buffers, added 100nF ceramic bypass capacitors on every VDD pin, and implemented an independent hardware Watchdog timer (IWDG).
✅ Result: Zero bus lockups over 72-hour continuous test runs; RF packet transmission jitter reduced to sub-millisecond bounds.
// EMPIRICAL VERIFICATION & FIELD METRICS
Hardware Test & Field Validation Matrix
Success Criteria Verified
• Continuous operation over 72-hour bench stress
• Measured cold-boot firmware time: <140ms
• Hardware brownout detection recovery verified
Observed Edge Constraints
• Battery power limits continuous high-power RF duty cycle