Interactive 360° PBR Model Showcase• Orbit Pan/Zoom/Rotate • Exploded View
Home Automation // PBR m0.87
Home Automation
Subsystem Badges
IR Home Automation Hub
[ PBR 360° // Drag to inspect • Click Spotlight to toggle beam ]
AXES:+X+Y+ZSPOTLIGHT: OFFFPS: 60PBR: m0.87/r0.25
// PROJECT INITIATION & FIELD OBJECTIVE
The Engineering Challenge & Deployed Solution
01. The Problem Statement
Existing home automation requires replacing all existing switches or installing expensive dedicated remotes. Users want to reuse their existing TV remote for light/fan control.
02. The Engineered Solution
IR receiver (TSOP38238) decodes NEC/SONY/RC6 protocols using IRremote library on ESP8266. User teaches IR codes via LEARN mode (press desired button → system stores in EEPROM). Each stored code toggles one of 4 relay channels (fan, light 1, light 2, AC). Blynk V1–V4 virtual buttons mirror relay states. State preserved across power cycles via EEPROM.
// MODULAR SUBSYSTEM BREAKDOWN
Silicon, Firmware & Telemetry Architecture
SUBSYSTEM #01
TSOP38238 IR Receiver
Demodulates 38kHz IR carrier; decodes NEC, SONY, RC6 protocols via IRremote library.
BUS: SPI / I2C / UARTACTIVE
SUBSYSTEM #02
IR Code Learning Mode
Press LEARN button → system waits 10s for IR signal → stores decoded value to EEPROM slot 1–4.
BUS: SPI / I2C / UARTACTIVE
SUBSYSTEM #03
4-Channel Relay Module
250VAC/10A SPDT relays; Active-LOW inputs; 4 channels for fan, lamp 1, lamp 2, AC unit.
BUS: SPI / I2C / UARTACTIVE
SUBSYSTEM #04
Blynk 2.0 App Mirror
Virtual pins V1–V4 mirror relay states; works when IR signal out-of-range (from another room).
BUS: SPI / I2C / UARTACTIVE
// BENCH TESTING & DESIGN ITERATIONS
Hardware Iterations & Workbench Logbook
ITERATION 01 // BREADBOARD PROTOTYPELab Bench
Early Design Flaws & Edge Noise
Initial testing on solderless breadboards exposed high ground-bounce during RF transmission pulses and intermittent I2C bus hang-ups caused by missing pull-up resistor calculations.
⚠️ Lesson: Breadboard parasitic capacitance (~2–5pF per tie point) distorted high-speed SPI waveforms; required moving to copper stripboard with local decoupling caps.
ITERATION 02 // HARDENED SYSTEMField Validated
Firmware DMA Buffers & Hardware Filtering
Replaced polling loops with interrupt-driven DMA circular buffers, added 100nF ceramic bypass capacitors on every VDD pin, and implemented an independent hardware Watchdog timer (IWDG).
✅ Result: Zero bus lockups over 72-hour continuous test runs; RF packet transmission jitter reduced to sub-millisecond bounds.
// EMPIRICAL VERIFICATION & FIELD METRICS
Hardware Test & Field Validation Matrix
Success Criteria Verified
• Continuous operation over 72-hour bench stress
• Measured cold-boot firmware time: <140ms
• Hardware brownout detection recovery verified
Observed Edge Constraints
• Battery power limits continuous high-power RF duty cycle